



(43) **Pub. Date:** Jan. 22, 2004

Jul. 15, 2002 (JP) 2002-205835

Publication Classification


(52) U.S. Cl. 455/307; 455/280


(57) **ABSTRACT**

A signal receiving apparatus comprises an analog control AGC having a continuously varying gain and a step control AGC having a gain switched in steps, one of which is used to control the gain of a baseband signal, and the other of which is used to control the gain of the gain controlled signal.

(22) Filed: Jul. 14, 2003










FIG. 7




US 20020080898A1

(19) **United States**(12) **Patent Application Publication** (10) **Pub. No.: US 2002/0080898 A1**
(43) **Pub. Date: Jun. 27, 2002**(54) **METHODS AND SYSTEMS FOR DSP-BASED RECEIVERS**(57) **ABSTRACT**(75) Inventors: **Oscar Agazzi, Irvine, CA (US);
Venugopal Gopinathan, Irvine, CA (US)**Correspondence Address:
**STERNE, KESSLER, GOLDSTEIN & FOX PLLC
1100 NEW YORK AVENUE, N.W., SUITE 600
WASHINGTON, DC 20005-3934 (US)**(73) Assignee: **Broadcom Incorporated**(21) Appl. No.: **10/085,071**(22) Filed: **Mar. 1, 2002****Related U.S. Application Data**

(63) Non-provisional of provisional application No. 60/273,215, filed on Mar. 1, 2001. Continuation-in-part of application No. 09/909,896, filed on Jul. 23, 2001, which is a non-provisional of provisional application No. 60/219,918, filed on Jul. 21, 2000.

Publication Classification(51) Int. Cl.⁷ **H04L 7/00**
(52) U.S. Cl. **375/355**

Digital signal processing based methods and systems for receiving data signals include parallel receivers, multi-channel receivers, timing recovery schemes, and, without limitation, equalization schemes. The present invention is implemented as a multi-path parallel receiver in which an analog-to-digital converter ("ADC") and/or a digital signal processor ("DSP") are implemented with parallel paths that operate at lower rates than the received data signal. In an embodiment, a parallel DSP-based receiver in accordance with the invention includes a separate timing recovery loop for each ADC path. The separate timing recovery loops can be used to compensate for timing phase errors in the clock generation circuit that are different for each path. In an embodiment, a parallel DSP-based receiver includes a separate automatic gain control (AGC) loop for each ADC path. The separate AGC loops can be used to compensate for gain errors on a path-by-path basis. In an embodiment, a parallel DSP-based receiver includes a separate offset compensation loop for each ADC path. The separate offset compensation loops can be used to independently compensate for offsets that are different for each path. In an embodiment the present invention is implemented as a multi-channel receiver that receives a plurality of data signals. In an embodiment, one or more of the following types of equalization are performed, alone and/or in various combinations with one another: Viterbi equalization; feed-forward equalization ("FFE"); and/or decision feed-back equalization ("DFE").






FIG. 4A




US 20040162104A1

(19) **United States**(12) **Patent Application Publication** (10) **Pub. No.: US 2004/0162104 A1**
(43) **Pub. Date: Aug. 19, 2004**(54) **COMPENSATING FOR ANALOG RADIO
COMPONENT IMPAIRMENTS TO RELAX
SPECIFICATIONS****Related U.S. Application Data**

(60) Provisional application No. 60/427,126, filed on Nov. 15, 2002.

Publication Classification(51) **Int. Cl.⁷** **H04B 1/40; H04B 17/00;**
H04B 1/06; H04B 7/00
(52) **U.S. Cl.** **455/550.1; 455/84; 455/115.1;**
455/127.1; 455/230; 455/232.1;
455/226.1(75) **Inventors:** **Fatih Ozluturk**, Port Washington, NY
(US); **Leonid Kazakevich**, Plainview,
NY (US); **Kenneth P. Kearney**,
Smithtown, NY (US); **Geetha Lakshmi**
Narayan, Holbrook, NY (US);
Alpaslan Demir, Commack, NY (US);
Tanbir Haque, Long Island City, NY
(US)**Correspondence Address:**
VOLPE AND KOENIG, P.C.
DEPT. ICC
UNITED PLAZA, SUITE 1600
30 SOUTH 17TH STREET
PHILADELPHIA, PA 19103 (US)(57) **ABSTRACT**

In order to compensate for performance degradation caused by inferior low-cost analog radio component tolerances of an analog radio, a future system architecture (FSA) wireless communication transceiver employs numerous digital signal processing (DSP) techniques to compensate for deficiencies of such analog components so that modern specifications may be relaxed. Automatic gain control (AGC) functions are provided in the digital domain, so as to provide enhanced phase and amplitude compensation, as well as many other radio frequency (RF) parameters.

(73) **Assignee:** **InterDigital Technology Corporation**,
Wilmington, DE(21) **Appl. No.:** **10/713,613**(22) **Filed:** **Nov. 14, 2003**



US006748200B1

(12) **United States Patent**
Webster et al.

(10) Patent No.: **US 6,748,200 B1**
(45) Date of Patent: **Jun. 8, 2004**

(54) **AUTOMATIC GAIN CONTROL SYSTEM
AND METHOD FOR A ZIF ARCHITECTURE**

(76) Inventors: Mark A. Webster, 139 Island View
Dr., Indian Harbor Beach, FL (US)
32937; Alex C. Yeh, 2805 Whistler St.,
West Melbourne, FL (US) 32904;
Albert L. Garrett, 2370 Shady Oak
Rd., Melbourne, FL (US) 32935

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 4 days.

(21) Appl. No.: 10/407,350

(22) Filed: Apr. 4, 2003

Related U.S. Application Data

(63) Continuation-in-part of application No. 09/677,975, filed on
Oct. 2, 2000.

(60) Provisional application No. 60/453,905, filed on Mar. 11,
2003.

(51) Int. Cl.⁷ H04B 1/06

(52) U.S. Cl. 455/234.1; 455/232.1;
455/324; 455/296; 455/234.2; 375/345

(58) Field of Search 455/232.1, 234.1,
455/234.2, 324, 323, 296, 313, 226.1, 341,
127.1-127.5, 250.1, 78; 375/341, 345

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,175,749 A 12/1992 Ficht et al.
5,212,826 A 5/1993 Rabe et al.
5,483,691 A * 1/1996 Heck et al. 455/234.2
5,617,060 A 4/1997 Wilson et al.
5,724,653 A 3/1998 Baker et al.
6,009,126 A 12/1999 Van Bezooijen

6,108,529 A * 8/2000 Vice et al. 455/323
6,370,205 B1 4/2002 Lindoff et al.
6,442,380 B1 * 8/2002 Mohindra 455/250.1
6,459,889 B1 10/2002 Ruelke
6,498,927 B2 * 12/2002 Kang et al. 455/324
6,498,929 B1 12/2002 Tsurumi et al.
6,504,498 B1 1/2003 O'Brien
6,504,884 B1 1/2003 Zvonar
6,507,241 B1 1/2003 Ritter
6,507,732 B1 1/2003 Dajer et al.
6,509,777 B2 1/2003 Razavi et al.
6,516,183 B1 2/2003 Hellmark
6,516,185 B1 * 2/2003 MacNally 455/234.1
6,516,187 B1 2/2003 Williams et al.
2002/0123319 A1 * 9/2002 Peterzell 455/296

* cited by examiner

Primary Examiner—Edward F. Urban

Assistant Examiner—Lana Le

(74) Attorney, Agent, or Firm—Gary R. Stanford

(57) **ABSTRACT**

A system and method for controlling amplification of a signal received by a ZIF radio having a power level within a full power range relative to a minimum noise floor. The ZIF radio includes a ZIF receiver front end, an overload detector, an ADC, a saturation detector, a DC and power estimator, and control logic. The control logic utilized full visibility of the ADC to limit gain of the baseband amplifier to a maximum gain setting sufficient to view the minimum noise floor and to view a received signal having a power level within any of several segments of the power spectrum. The segmentation of the power spectrum is based on an overload condition of the ZIF receiver front end and a saturation condition of the ADC. The control logic further employs limited gain stepping of the baseband amplifier to avoid exceeding a DC budget of the ADC.

30 Claims, 9 Drawing Sheets

